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Abstract- This paper discusses the characteristics of power-
factor-correction (PFC) switching regulators of non-cascading
structures in terms of efficiency, input current harmonic dis-
tortion, and load transient response. The discussion begins
with simplified power flow diagrams of the non-cascading PFC 2
switching regulators and describes their essential features for
achieving power factor correction and tight voltage regulation. (a) (b)
Based on these diagrams, the various configurations of switching
regulators can be classified into three categories, each offering a F I-7
different possibility of performance tradeoffs. The first category
permits tradeoff between efficiency and input current harmonic 1
contents, the second permits tradeoff between efficiency and load
transient response, and the third allows tradeoffs among all
performance areas. The paper briefly reviews the non-cascading
structures of PFC switching regulators in terms of the three (c) (d)
categories. Simulation and experimental results are provided
to illustrate the performance tradeoffs in these PFC switching Fig. 1. Power flow graphs for describing PFC switching regulators. (a)
regulators. Classical (cascade), (b) Category 1, (c) Category 2, and (d) Category 3.
I. INTRODUCTION
Power factor correction (PFC) is becoming a mandatory structures. Finally, we present simulation experimental results
functional requirement for ac-dc switching regulators [1]-[2], to illustrate the performance tradeoffs in these PFC switching
in addition to fast load transient response and highly efficient regulators.
power conversion. Switching regulators, in general, achieve II. POWER FLow DIAGRAMS
their function by using two basic converters together with a
low-frequency (100 Hz or 120 Hz) energy storage element The power flow diagrams describing several PFC switching
which acts as an energy buffer to maintain power balance regulators are shown in Fig. 1. The branches in the power
between the instantaneous input power and the output power flow diagrams denote the paths through which power is
[3]. The usual construction involves cascading a PFC pre- being transferred, and the arrows on the branches indicate the
regulator and a voltage regulator. Recently, motivated by an direction of the power flow. Square boxes 1 and 2 represent
efficiency concern, non-cascading structures have been con- the PFC pre-regulator and the voltage regulator, respectively.
sidered for constructing PFC switching regulators. Essentially, Suppose that the regulators allow power to be transferred in
non-cascading structures prevent double processing of power only one direction, and that the storage element is a capacitor
by the two essential stages and hence reduce the overall power and allows a bi-directional power flow.
loss [4]-[17]. While such non-cascading structures allow ef- Fig. 1 (a) presents the power flow diagram of the classical
ficiency to be improved, they present several unsolved design PFC switching regulator which adopts a cascade structure. The
problems relating to the optimization among a few basic total input power is transferred from the input power source
performances, namely, power factor, load transient response, to the storage element through the pre-regulator and then to
and efficiency. the load through the voltage regulator. In this case, the input
Our objective in this paper is to investigate the effects of power and the output power is fully controllable by the pre-
the choice of non-cascading topologies on the performances regulator and the voltage regulator, thus achieving PFC and
of PFC switching regulators. We begin with some descriptions fast load transient response. The efficiency is degraded as a
of the non-cascading topologies in terms of simplified power result of the serial power processing. The overall efficiency of
flow diagrams [18]-[19]. Using these diagrams, we classify this kind of PFC regulators is
the PFC switching regulators of non-cascading structures into 1lsia= 1t2()
three categories, each of which has a different possibility lasia 1112()
of performance tradeoff. The first category permits tradeoff where 111 and r12 are the efficiencies of the pre-regulator and
between efficiency and input current harmonic contents, the the voltage regulator, respectively.
second permits tradeoff between efficiency and load transient The power flow diagrams of the non-cascading PFC switch-
response, and the third allows tradeoffs among all performance ing regulators are shown in Figs. 1 (b) to (d). Fig. 1 (b) presents
areas. We will take a brief literature survey of the non- Category 1 switching regulators [4]-[8]. In this category,
cascading PFC switching regulators [4]-[17] and then focus the output power is completely controlled by the voltage
on the performance analysis of the the various categories of regulator (converter 2). Thus, the load transient response can
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Fig. 2. (a) Power flow diagram of Category 1 switching regulators, (b) a simple example proposed by [5]; and (c) another one from [6].
be independently controlled. On the other hand, the input and a voltage regulator, which have two clearly separated pre-
power is split into two parts, one going into the PFC pre- regulator and voltage regulator allowing independent control of
regulator and the other going to the storage, and both to the individual duty cycles. The independent control circuitries
the load eventually. The overall efficiency of the switching are the key to achieving low current harmonic and fast load
regulators in this category is transient response simultaneously in the switching regulator.
Also, the input voltage of the switching regulator is a rectified
11Categoryl = kT12 + (1 - k1 ) 111112 sinusoid, and then the input current of the pre-regulator is also
T11 112 + T12k(1 -T11), (2) a rectified sinusoid. Finally the output voltage of the voltage
where k1 is the ratio at which the input power is split between regulator is the desired dc voltage.
the pre-regulator and the storage. Clearly, tradeoff is mainly
possible between the efficiency improvement and the attainable A. Category 1 PFC switching regulators
power factor. In this category, k1 is the parameter that controls Referring to (2) and Fig. 2 (a), the output power of Category
the tradeoff. 1 PFC switching regulators can be defined by
The non-cascading PFC switching regulators proposed in
some earlier publications [9]-[14] belong to Category 2 and PCategoryl = T12 (Pink, + Pin(I - ki>l). (5)
the power flow diagram is given in Fig. 1 (c). All of the input
power in this category of switching regulators goes to the PFC Pin(1- k1) is the averaged input power of the pre-regulator
pre-regulator. Thus, the input current can be independently and is given by
shaped by the PFC pre-regulator. The output from the PFC pre-
regulator is split between the storage (then voltage regulator) Pin(1 - ki) = VsinSn27lfmtt ijsin27lfmt
and a direct path to the load. The efficiency of this category Vinl4
of switching regulators is 2 (1- cos4lFfmt).
T1Category2 k2T11 + (1 - k2)T11r12 Pin (I ki) Vintl(6)
= T/12 +T71jk2 (1 - T2), (3) 2
where k2 is the ratio at which the output of the pre-regulator is where in and 4 are the peak input voltage and the peak input
... . . . . . ~current of the pre-regulator respectively; fm iS the ac mainssplit between the storage and a direct path to the load. Clearly, c ocfrequency. The power stored in the storage element is Vi'the transient response ofthe switching regulator can be traded 2q y T g 2 11
offfor some efficiency improvement, i.e., the load transient Also, Pink1 is the power directly transferred from the ac
response is impaired by large value of k2 [12]-[13]. mains to the input port of the voltage regulator and is given
Fig. 1 (d) represents Category 3 switching regulators [15]- by
[17]. The efficiency of this category of PFC regulators is Pink, = vinYsin272fmtl j2 (7)
T1Category3 = k3T11 + (1 - k3)T12, (4) Putting (6) and (7) in (5), we get
where k3 is the ratio at which the input power is split between
Vintlthe pre-regulator and the storage. Clearly, both the power PCategoryl = 12(Vinlfllt i2 + 111). (8)
factor and the load transient response of the switching reg- 2
ulators cannot be independently controlled Thus, the power i PCateSortl 2 Tl2 t
split ratio represents tradeoff between efficiency, power factor 1v si2rt 2inrft'
and load transient response. While this arrangement provides weei sapr fteiptcreto h wthn eu
some flexiblity for engineers to optimize performance, the lator. This current directly goes to the voltage regulator. Thus,
analysiscanberather complicated,the total input current of this category switching regulator iS
III. PERFORMANCE ANALYSISA
We make several assumptions about PFC switching regula- i Slf=2lFfmt 2 Slfl2lFfm
tors with non-cascading structures prior to our analysis. First, 1vtsi2rt 2inrft
each PFC switching regulator is composed of a pre-regulator +~i Slfl2lFfmt .( 10)
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Fig. 3. (a) Power flow diagram of Category 2 switching regulators, (b) a simple example proposed by [10], and (c) another one from [13].
Examples: Based on the foregoing analysis, we apply (5)- Clearly, the current harmonic distortion and the efficiency
(10) in the switching regulators proposed earlier [5], [6] to of Category 1 switching regulators are directly affected by
calculate the input current harmonic distortion. Figs. 2 (b) k1. The transient response time of this category switching
and (c) show the simplified circuits of the proposed switching regulators is influenced by the circuit parameters of the voltage
regulators. For the circuits of Figs. 2 (b) and (c), k1 is regulator including k1.
vi |Slfl2lFfmt|
VB + Vin Sif27lfmt (11) B. Category 2 PFC switching regulators
where VB is the voltage of the storage element. From Fig. 2 Fig. 3 shows the power flow diagram of the switching
(b), '2b can be given by regulators under Category 2. The input current of the switch-
PCategoryl ing regulators is completely processed by the pre-regulator.i2b(V+ft2*Suppose that the current is a rectified sinusoid. The output
Putting (8) and (I 1) in (12), we have the input current of Fig. 2
(b), as PCategory2 =71 (Pout k2 + Pout (1 - k2) T72) (17)
VintlT1 where Pout is the averaged output power of pre-regulator.2(1-kl)(VB + VinSin2lFfmt) Thus, (17) can be extended to
+Xi lsin27lfmtl. (13)
where q11 and r12 are the efficiencies of the buck-boost con- PCategory2 = 1ll(k2V2n (1 - cos47fmt)
verter and two-switch forward converter, respectively, shown 2
in Fig. 2 (b). +(1 - k2)Vitl 12) (18)
The input voltage value of voltage regulators is one of 2
important parameters that affects the transient response time and k2 becomes
of the switching regulators. In the classical PFC switching reg-
ulators, this value is fixed and controlled by a PFC controller, k2 = PCategory2 -PoutTlT2 (19)
therefore the transient response time affected by input voltage Pout1i - PoutT11lT2
is also fixed. However in these two examples, this value is
changing and is depended by kl. Referring to Fig. 2 (b), the Obviously, k2 is equal to zero, when PCatpwr2is equal toP01t17i1712 This means that the input power iS processed byminimum transient response time affected by the input voltage the PFC pre-regulator and the voltage regulator serially. This
of the voltage regulator can be evaluated by is the least efficient power conversion. When k2 is equal to
.Ai2b (VB + Vin Sin27FfmtI) - Vo2b (14) one, the total output power ofthe PFC pre-regulator is directly
At2b L2b transferred to the load and the output voltage without a tight
where Ai2b is the change in input current of the voltage voltage regulation. Therefore, the maximum value of k2 should
regulator at load transient period, Vo2b is the output voltage, be less than 1 for a tight voltage regulation.
and L2b is inductance of the output inductor. Assuming that Examples: We use two examples to explain the relation-
the transformer turn ratio is 1: 1, the duty cycle is unity in the ship between the dynamic response of Category 2 switching
transient period, and the output power is changed from 10% regulators and the value of k2. The two example circuits
of full load condition to 90%, we can show that, were proposed in [10] and [13]. Figs. 3 (b) and (c) show
(0Pctegry-0lCtgr) the proposed circuits. In Fig. 3 (b), k2 can be defined by
/\t2t)= (VB + Vin|Slfl2lFfmt )t12 (1)k)=VS±'V Th uptvlage of the PFC pre-regulator
where 172 iS the efficiency of the two-switch forward convertercotislwfeuny(0Hzr12H)rplevta.
in Fig. 2 (b). By using (11), then (15) & (14) give the minimum Thus, the output voltage of the PFC pre-regulator must contain
transient response time affected by the input voltage of the advotgwhcislreorquloteotptotgeo
voltage regulatoror Fig. 2 (b), asfulfil the output voltage regulation. In Fig. 3 (c), moreover,
-'.lpcaeoy) k2 is represented by k2C 2 In order to provide tight
A\tb (0 9PCategoryl - V02b VinSjfrl2Fm t (16) voltage regulation, it must satisfy V2 < V0 < Vi, i.e., k2b17((ViniSflj21Ffmtl4-tnsn7ml shou]ld be smaller than 1. Fu]rthermore, k2 controls the inpu]t
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voltage value of the voltage regulator and has an impact on
the transient response time, from Fig. 3(b)
,Ai3b Vs n
At3b L3b' (20
where Ai3b is the change in input current at load transient
period, Vs is the input voltage of the buck-boost converter, and vi
L3b is an inductance of the converter. Assuming that again, >. 2 i-k3
the duty cycle is unity in the transient period and the load is 2
changed from 10% of the full load condition to 90%, we can
get Fig. 4. A power flow diagram of Category 3 switching regulators.
/\i (0 9PCategory2 -O PCategory2) (1
112 Vs
where r12 is the efficiency of the buck-boost converter in Fig. 3 PCategory3 T Vlvintlsin2lFfmt 2
(b). Therefore, the minimum transient response time affected +q12Ain lsin2lFfmt j2, (24)
by the input voltage is
where the input current of the PFC pre-regulator is a rectified
At3b = (9Pcategory2- lPcategory2)L3b (22) sinusoidal current, ii sin27lfmt and the input current of the
T12K2 switching regulator is equal to i1 + '2. Also, i2 can be derived
For maintaining a high power factor, the pre-regulators by
can only provide a slow power transient response and the i __________ Zi sin27lfmt, (25)
bandwidth of this response is about one-fifth of the ac mains 112Vinll2lFfmt 112
frequency [20], therefore the buffer energy stored in the Thus, ii, is equal to
storage element becomes a critical parameter in the load PCategory3 -
transient view point. The energy stored in the storage elements in 12inSlnl2f7mt t12 t, finis presented by I
I +i+ sin27lfmt. (26)
Energy = Power x Time = -CV2 . (23)2 In this power flow diagram, k3 can be written as
To ensure that the transient response of PFC switching regula- Ppreregulator
tors will not be affected by its slow power transient response Pin
of the pre-regulators, the energy stored in the storage elements
must support all the output power in one-fifth of the ac mains 1 A '2fmt (27)
period time. Since k2 is a ratio between the input voltage and t2 + t1 sin27lfmt(
output voltage of this category switching regulators and the where Ppreregulator is the input power of the pre-regulator
voltage level of this category switching regulator is relatively which is transferred to the load via the storage element, and
lower than the classical one, the capacitance of this category Pin is the input power of the switching regulator. Putting (27)
regulators must be larger than that of the classical counters into (26), we get
part for saving the same energy.
From these two examples, we can also observe that the duty iPCCategory3 + rT2' sin27lflWtj (28)
cycle of the voltage regulator of the circuits is large, when k2b (112 + 1ik3)>vin fsin27fmt 112 + T11k3
and k2, are kept high. Thus, the headroom for changing the Clearly, k3 is an important parameter which affects the input
duty cycle becomes quite small, and the dynamic response of current harmonic distortion and the dynamic response of
the voltage regulators is restrained by this narrow margin. Category 3 switching regulators.
Eventually, k2 not only affects the transient response and
the gain of efficiency of this category switching regulators, but
also gives a penalty in the cost of the energy storage element. Some simulation results of Category 1 PFC regulators and
Category 2 PFC regulators are presented here. In the simu-
C. Category 3 PFC switching regulators lation, the specifications of switching regulators are defined
The non-cascading PFC switching regulators proposed ear- as follows: the output voltage is 48 Vd,, the input voltage of
lier by [15]-[17] belong to Category 3. The output voltage the switching regulator is 110 Vac and the ac mains frequency
of these switching regulators contains low-frequency ripples is 50 Hz, the efficiency of the pre-regulator and the voltage
because of the connection between the storage element and regulator are 90 00O, the output power of the switching regulator
the two converters. The only way to reduce this ripple voltage is 100 W, and the output inductor of the voltage regulator is
is to use a bigger output capacitor. 500 ,uH. By using (2), (11), and (16), the relationship between
In fact, this category of switching regulators can be repre- k1, transient response time and gain in efficiency is given in
sented by several different power flow diagrams [18]. One of Fig. 5. Fig. 6 shows minimum transient response time, input
the power flow diagrams of this category is shown in Fig. 4. voltage of voltage regulator, and gain in efficiency in Category
First, (4) can be extended to 2 PFC regulators at the different value of k2. Using (23), the
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